PN : EP 0381021 A2 9008 EP 0381021 A3 9204

〒 : EP 90101338 900123 〒 : JP 1964589 890131

)S : DE FR GB {C1 : G06F- 01/32

(N

IT : Power saving system

T : Système pour économiser la consommation de puissance

3T : System zur Verringerung der Leistungsaufnahme

'A : Kabushiki Kaisha Toshiba

: Aihara, Norio, c/o Intellectual Property Division

ID : ESPACE 90/036 FIRST 90/003

ESPACE 92/024

In a personal computer having a logic circuit constituted by low—power consumption elements such as CMOS elements, a power saving system includes a register (41) in which control data can be set from a keyboard (29) or by software, and switches (43) for allowing and stopping power supply from a power supply to an oscillator on the basis of control data from the register. Supply of clock signals to a disabled logic circuit can be stopped by an operator's decision. In initialization processing of a driver routine of an extended card optionally connected to the personal computer, power supply designation information is set in the register. In the completion routine, power supply stop designation information is set in the register. (IMAGE)